Approximate 32-Bit Floating-Point Unit Design with 53% Power-Area Product Reduction by Camus, Vincent et al.
Approximate 32-bit Floating-point Unit Design
with 53% Power-area Product Reduction
vincent.camus@epﬂ.ch, jeremy.schlachter@epﬂ.ch
†These authors contributed equally to this work
Vincent Camus†, Jeremy Schlachter†, Christian Enz
Integrated Circuits Laboratory (ICLAB)
Ecole Polytechnique Fe´de´rale de Lausanne (EPFL)
Neuchatel, Switzerland
Michael Gautschi, Frank K. Gurkaynak
Integrated Systems Laboratory (IIS)
Swiss Federal Institute of Technology in Zurich (ETHZ)
Zurich, Switzerland
Abstract—The ﬂoating-point unit is one of the most common
building block in any computing system and is used for a huge
number of applications. By combining two state-of-the-art tech-
niques of imprecise hardware, namely Gate-Level Pruning and
Inexact Speculative Adder, and by introducing a novel Inexact
Speculative Multiplier architecture, three different approximate
FPUs and one reference IEEE-754 compliant FPU have been inte-
grated in a 65 nm CMOS process within a low-power multi-core
processor. Silicon measurements show up to 27% power, 36%
area and 53% power-area product savings compared to the IEEE-
754 single-precision FPU. Accuracy loss has been evaluated with
a high-dynamic-range image tone-mapping algorithm, resulting
in small but non-visible errors with image PSNR value of 90 dB.
I. INTRODUCTION
With the forecasted end of Moore’s law and the increasing
complexity to design and fabricate integrated circuits, power
and reliability have become the main challenges to technology
scaling. Power has deﬁnitely emerged as a critical issue
due to the poor scaling of VDD and Vth, while transistor
miniaturization reaching the nanoscopic scale has led to extreme
Process-Voltage-Temperature (PVT) variations. Unfortunately,
achieving low power and robustness against PVT variations
requires complicated and conﬂicting design constraints. As
a consequence, designers are being pushed to seek for new
energy-efﬁcient circuit design and computing techniques to
meet the exploding demand of data processing from mobile
devices and cloud services.
Approximate computing [1, 2] has emerged as a promising
solution to sustain computing advancement and overcome the
limitations in technology scaling. This approach explores a new
trade-off between energy or circuit costs versus application
accuracy. A myriad of applications could tolerate trading off a
little bit of accuracy without compromising their functionality
or user experience. In multimedia applications for instance, a
small proportion of errors remains imperceptible to humans.
To design approximate systems, several approaches have
been investigated at different hardware levels, such as voltage-
frequency over-scaling [3] at physical level or signiﬁcance-
based memory protection [4] at algorithmic level. At circuit
level, an interesting approach is to perform computations
using approximate arithmetic operators, such as adders and
multipliers, allowing a controlled and limited amount of errors
against signiﬁcant power saving or performance increase.
This paper focuses on two of these techniques: Gate-level
Pruning [5] and Inexact Speculative Adder [6], which have
both demonstrated signiﬁcant savings simultaneously in energy,
delay and area at the cost of reasonable errors.
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Although approximate techniques have been thoroughly
investigated on ﬁxed-point arithmetics, approximate ﬂoating-
point circuits have so far not received much attention. Floating-
Point Units (FPU) are key building blocks of Digital Signal
Processing (DSP), graphics and high-performance workloads.
They feature a mathematically superior alternative to ﬁxed-point
computing with higher computational ability and ﬂexibility, but
with a much higher complexity, power consumption and circuit
cost. High-Dynamic Range (HDR) imaging is a rapidly growing
area in computer graphics. Extensively using ﬂoating-point
computations, tone-mapping is an increasingly used process of
HDR image contrast optimization and correction. To that extent,
it is an ideal target application to demonstrate the interest and
error tolerance of approximate FPUs.
This paper aims at investigating the beneﬁts of approximate
circuits in the mantissa datapath of a FPU and at evaluating its
use in a HDR image tone-mapping algorithm. The contributions
of this work are as follows. Section II sums up the techniques
used to design imprecise hardware and introduces a novel
Inexact Speculative Multiplier (ISM) architecture. Section III
presents the architecture and measurement results of three
approximate FPUs and of the multi-core platform in which
they have been implemented. Finally, section IV details the case
study of the HDR image tone-mapping application implemented
to evaluate and validate the use of the imprecise FPUs.
II. APPROXIMATE ARITHMETIC TECHNIQUES
A. Gate-Level Pruning and Inexact Speculative Adder
Two approximate circuit design techniques, namely Gate-
Level Pruning [5] and Inexact Speculative Adder [6], as well
as their combination [7], have been adapted and ﬁtted in the
FPU mantissa.
Gate-Level Pruning [5], shown in Fig. 1, is a CAD technique
to automatically generate inexact circuits from the original one.
In order to reduce the design cost, nets are pruned to remove
or simplify gates based on signiﬁcance and switching activity.
The Inexact Speculative Adder [6] is a generalized and
optimized architecture for speculative compensated addition.
As depicted in Fig. 2, it splits the carry chain in multiple paths
executed concurrently. Each path consists of a carry speculator
block with a determined dynamic or static carry guess, a local
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Fig. 1: Gate-Level Pruning CAD framework.
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Fig. 2: Block diagram of the Inexact Speculative Adder.
adder and an error compensation block to correct the local sum
or to balance the preceding sum.
Individual use of those techniques has shown great power
saving abilities. While producing different types of errors, it has
also been shown to be worth combining those two techniques
in arithmetic adders [7].
B. Inexact Speculative Multiplier
Multiplier circuits have much higher area, power consump-
tion and delay than their adder counterparts. Yet, few works in
literature have addressed the case of speculative multiplication.
This section brieﬂy introduces the Inexact Speculative Multiplier
(ISM), a new approximate multiplier circuit derived from error-
compensated speculative architectures.
Conventional parallel multiplier architectures are based on
computing a set of partial products and summing them together.
To be integrated in high-performance blocks such as a FPU,
this process is generally pipelined with several stages. The
ISM is based on a two-stage multiplier architecture. First, a
Partial Product Multiplier generates and merges partial products
with a compressor tree into two partial sums. Then, an Inexact
Speculative Adder [6] adds them in a speculative way in the
last stage. This approach strongly reduces the overall critical
path, and with a retiming step, used for instance in the case
of pipelining, it signiﬁcantly relaxes the timing constraints,
leading to smaller overall area and power consumption.
Sizing of the different speculative elements of the adder
stage directly allows to trade worst-case and average errors in a
delay-accuracy approach in the case of unsigned operation, as
in [6]. In the case of two’s-complement signed multiplication,
a dynamic carry guess of the inverse of the expected sign is
required on all speculative paths to avoid any sign error (i.e.
a XNOR of the two operand’s MSBs). Other parameters are
selected in the same approach as for unsigned operation.
As the mantissa multiplier is in the critical path of the
FPU circuit, even the slightest level of approximation can
signiﬁcantly relax the timing constraints. Moreover, the ISM
error compensation and the FPU rounding unit both share the
same philosophy that a few bits in one direction are equivalent
to a single one at adjacent position. For instance, the FPU
rounding would approximate the sequence ‘0.111’ by ‘1.000’,
while the speculative error ‘0.000’ instead of ‘1.000’ would be
compensated by ‘0.111’.
III. CHIP IMPLEMENTATION
Gate-level Pruning and Inexact Speculative Adders have
demonstrated their efﬁciency on isolated arithmetic blocks by
simulation [5, 6]. For the ﬁrst time, these two techniques have
been used to approximate the mantissa computations of FPUs
implemented in a small multi-core processor.
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Fig. 3: Floorplan and die microphotograph of the chip. Die size is 1.56mm2.
A. Chip Architecture
As depicted in Fig. 3. a chip has been realized based on the
PULP architecture [8] with 4 Or10n cores, 16 kB of L2 memory,
16 kB of tightly coupled data memory (TCDM) organized into 8
banks and 4 kB of instruction cache. Each core has a dedicated
FPU capable of additions, subtractions and multiplications with
2 cycles of latency. One of them is compliant to the IEEE-754
single-precision standard while the three others are approximate
variations of it. The chip has been fabricated with UMC 65 nm
standard process technology and has been designed to run at a
maximum frequency of 500MHz with a power supply of 1.2V.
B. Approximate Floating-point Units
All the FPUs share the same architecture, the only difference
is the replacement of the original mantissa adder and mantissa
multiplier by approximate versions of them. In a pruned FPU,
Gate-Level Pruning has been used to generate the approximate
adder and multiplier. The Inexact Speculative Adder and the
new Inexact Speculative Multiplier have been implemented in
a speculative FPU. At last, in a mixed FPU, both speculation
and pruning techniques have been combined to obtain even
higher power and area savings.
To ensure a minimal guaranteed precision and in order to
better compare the three techniques, all the approximate FPUs
have been chosen to maintain exactly 10 bits of exact arithmetic
computation.
C. Error Characterization
Approximate circuits are commonly characterized and
validated through the simulation of random sets of inputs
since extensive simulation or measurements would be too time
consuming. Hence, each of the approximate FPUs has been fed
with a set of twenty million uniformly-distributed random inputs
to get a statistical estimation of their approximate behavior.
The hardware used for ﬂoating-point additions and subtractions
is different from the one used for multiplications and is
implemented with different speculative circuits and pruning
levels. For this reason, ﬂoating-point additions/subtractions and
multiplications have been characterized independently.
The metrics used to characterize approximate FPUs in this
work are based on the Relative Error (RE), deﬁned as:
RE =
∣
∣
∣
∣
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∣
∣
∣
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(1)
where Sapprox and Scorrect are the approximate and correct results
of an addition, subtraction or multiplication.
The ﬁrst metric that has been considered is the Maximum
Relative Error (REMAX), that represents the largest relative error
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Fig. 4: Measured power consumption of the 4 FPUs for 3 frequencies.
of a ﬂoating-point operation and deﬁnes its worst-case accuracy.
However, it cannot fully portray the error characteristics. For
instance in the case of pruning, the REMAX holds at 1 (100%).
Indeed, in the pruning process, some LSBs are set to a ﬁxed
value. If the LSB of an adder is set to logic ‘0’, the operation
1 + 0 = 0 immediately gives a REMAX of 1. To that extent, the
Relative Error RMS (RERMS) has also been considered. Directly
proportional to the SNR, it is a good accuracy estimator for
many applications, particularly in multimedia processing.
Table I summarizes all the error characteristics. The errors
characteristics of the speculative FPU are about two orders of
magnitude lower than the other FPUs, but the RERMS remains
quite low for all operations and all approximate FPUs.
D. Chip Power Measurements
The total power consumption of the chip has been measured
by running a vector multiplication and addition benchmark, one
core at a time. In order to be able to extract the consumption of a
single FPU, i.e. without the overhead of the cores and memories,
a second set of power measurement has been performed by
running the same benchmark with all the assembly ﬂoating-
point add and multiply instructions replaced by No Operations
(NOPs). This test has been performed over 9 chips and with
frequencies ranging from 100MHz to 300MHz1.
Measurements shown in Table II and Fig. 4 show that
the pruned FPU achieves 15% power and 11% area savings,
whereas the speculative FPU enables 12% power and 14%
area savings. Thanks to the switching activity criteria, pruning
generally achieves better power reduction than speculation but
with higher errors. Despite speculation requires extra hardware
TABLE I: Error characteristics of the approximate FPUs.
FPU
Addition/subtration Multiplication
RERMS REMAX RERMS REMAX
Pruned 1.15E-3 1 1.4E-3 1
Speculative 2.36E-6 5.69E-3 2.6E-5 1.17E-1
Mixed 2.27E-4 1 1.4E-3 1
TABLE II: Power, area and power-area product of the FPUs, measured at 1.2V,
300MHz, room temperature, and implemented in a UMC 65 nm technology.
FPU
Power Area Power-area product
(mW) (μm2) (W ·μm2)
Exact 2.81 13 200 37.1
Pruned 2.40 11 850 28.4
Speculative 2.48 10 070 25.0
Mixed 2.07 8 550 17.7
1Measurements were not accurate above 300MHz with the available tool.
for carry generation and error compensation, it strongly relaxes
the timing constraint, allowing to simplify the architecture and
reduce the use of buffers or up-sized cells, leading to smaller
silicon area. Combining pruning and speculation leads to 27%
power, 36% area and 53% Power-Area Product (PAP) savings
thanks to their radically different circuit approaches, and with
similar error levels to pruning.
IV. APPLICATION TO HDR IMAGE TONE-MAPPING
Carried by the high demand for consumer digital cameras
integrated in phones, tablets or Internet-of-Things (IoT) devices,
HDR tone-mapping is an excellent application to evaluate
and validate the use of approximate hardware in the FPU
by comparing the end-user impact of the image quality loss.
A. Tone-mapping Algorithm
In this work, a tone-mapping application using non-linear
masking algorithm [9] has been implemented in C and compiled
to be executable on the realized chip. This method has
been chosen as it is less computationally-intensive than other
algorithms and particularly because it minimizes the use of
ﬂoating-point divisions as those have not been implemented.
Image 
normalization
Brightness 
contrast 
adjustments
Initial 
image
2D Gaussian
blur
Non-linear 
masking
Final
image
Fig. 5: Flowchart of the implemented tone-mapping algorithm.
As depicted in Fig. 5, the implemented tone-mapping
algorithm consists in multiple operations. First, the initial
image has to be normalized. Then, a low-pass version of the
normalized image is generated by applying a 2D Gaussian-blur
effect. Finally, the main tone-mapping operation is applied on
the normalized image by performing a pixel-by-pixel gamma
correction using the coefﬁcients of the blurred image. Using
ﬂoating-point exponent and logarithm operations built out of
additions and multiplications, this step combines a high number
of ﬂoating-point operations together, therefore it is a good
indicator of the robustness of the approximate FPU since the
propagation and accumulation of errors could have a signiﬁcant
impact on the ﬁnal image. A brightness and contrast adjustment
step is added to further improve image quality.
B. Results
Fig. 6a shows an HDR image before tone-mapping, the
landscape is not visible at all and the sun is too bright, hiding
part of the clouds. Fig. 6b shows the same image after tone-
mapping and brightness-contrast correction computed with the
exact FPU, the entire scenery is now discernible. Fig. 6c-e
show the tone-mapped images computed with the pruned,
the speculative and the mixed FPU, respectively, with PSNR
ranging from 76.4 dB using the pruned FPU to 127.3 dB using
the speculative FPU, in line with the error characterizations.
There is absolutely no difference discernible by the human eye
between the picture processed by the exact FPU and the ones
processed by the approximate FPUs.
To further investigate the quality loss, the approximate tone-
mapped images have been compared to the exact one, pixel by
(a) Original image (b) Exact (c) Pruned (76.4 dB) (d) Speculative (127.3 dB) (e) Mixed (90.0 dB)
Fig. 6: Original image (a) and tone-mapped images obtained by each of the 4 cores (b-e). PSNR is indicated for images processed by the approximate FPUs.
Image size is 512×512 pixels.
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Fig. 7: Error distributions of the images tone-mapped by the approximate FPUs.
X-axis of the speculative and Y-axis of the pruned FPU are scaled differently.
pixel and color by color. The Pixel Value Difference (PVD) has
been used to show the error on each individual pixel and color
component between the image processed with an approximate
FPU and the one processed with the exact FPU. It is simply
deﬁned as the arithmetic difference between the approximate
pixel value and the exact pixel value.
Fig. 7 plots the PVD distribution for each of the approximate
tone-mapped images. The speculative FPU produces very small
errors of speciﬁc magnitudes due to the speciﬁc positions of
the cuts in the carry chains. On the other hand, errors produced
by the pruned and mixed FPUs are spread by two orders
of magnitude more than for the speculative FPU, but large
errors remain rare. The error distribution of the tone-mapped
image processed by the mixed FPU combines the continuous
distribution as with the pruned FPU and high error-count around
zero as with the speculative FPU.
V. CONCLUSION
By combining Gate-Level Pruning and Inexact Speculative
Adder together with a novel Inexact Speculative Multiplier,
three approximate single-precision FPUs have been imple-
mented by approximating the mantissa adder and multiplier.
The FPUs have been integrated in a 65 nm CMOS process
within a quad-core PULP processor in order to demonstrate
their functionality in a computing system. Measurements have
shown 15% power and 11% area savings for the pruned FPU
and 12% power and 14% area savings for the speculative FPU.
Producing different types of errors, pruning and speculation
can be combined to achieve 27% power, 36% area and
53% power-area product reductions. The use of those FPUs
have been validated by running a ﬂoating-point-intensive tone-
mapping algorithm on high-dynamic range images. Results have
shown no visible quality loss, with image PSNR ranging from
76.4 dB using the pruned FPU to 127.3 dB using the speculative
FPU. Additional error measurements have conﬁrmed that each
technique produces a speciﬁc error distribution with errors
remaining small and centered around zero.
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